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Fig. 2. Drain/channel junction of a VMOSFET incorporating DP and of
a conventional VMOSFET; the ﬁgure shows the gate-controlled and the
drain-controlled depletion regions in the body, assuming on-state opera-
tion (VD > 0 and VG >Vt); the regions represented correspond to the
dotted lines in ﬁgure 1
and drain.
In VMOSFET technology the introduction of a pocket
between drain and body is considerably simpler because
the oxide pocket and the polySi drain of the device are
deposited before pillar dry etch (see ﬁgure 1B). Figure 2
shows how the DP suppresses the SCEs. In conventional
VMOSFETs [2] the absence of both source/drain exten-
sions and pocket ion implantation leads to performance
degradation when the channel length is scaled down. In
the center of the transistor pillar the body potential is com-
pletely independent of the gate bias, thus giving rise to
bulk punchthrough. On the contrary in the new structure
the DP insulates the body of the device from the drain ex-
cept for the contact region between DP and gate oxide (see
ﬁgure 2). The drain outdiffusion suppresses the SCEs in
the same way as shallow drain extensions in planar MOS-
FETs. In this way it is possible to tune the threshold voltage
by reducing the body doping concentration without trigger-
ing SCEs and the other performance degradation factors
described in the introduction. The DP moreover reduces
signiﬁcantly the area of the drain/body p-n junction (see
ﬁgure 1).
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Fig. 3. Process ﬂow of the novel fabrication process of VMOSFETs
incorporating a DP.
III. NOVEL FABRICATION PROCESS OF VMOSFETS
INCORPORATING A DIELECTRIC POCKET
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Fig. 4. SEM cross sections of the active pillar A) after the deposition of
the thin amorphous Si layer (see ﬁgure 3c) and B) after channel dry etch
(see ﬁgure 3d); the channel anisotropic dry etch was performed in HBr
plasma with electrode power = 60W.
The process ﬂow of the novel fabrication process of
VMOSFETs incorporating a DP is summarised in ﬁgure 3.
After body doping and ﬁeld oxidation (STI or LOCOS), a
thermal oxide/amorphous Si/LTO (Low Temperature Ox-
ide) stack is deposited on the wafer (ﬁgure 3a). Then a
hard mask is patterned in the LTO layer. After resist strip
the amorphous Si and thin oxide layers are patterned by
selective Si anisotropic dry etch followed by selective ox-
ide anisotropic dry etch (ﬁgure 3b). A short wet etch in
hydroﬂuoric acid is then performed in order to remove the
native oxide from the pillar sidewall and from the horizon-
tal Si surface. Then an undoped amorphous Si layer is de-
posited in a furnace by LPCVD (Low Pressure Chemical
Vapor Deposition) at 560±C (ﬁgure 3c). It is worth pointing
out that this is a standard, high throughput CMOS process
stepperformed in a LPCVD furnace. An SEM cross section
of the active transistor pillar at this stage of the fabrication
process is shown in ﬁgure 4A. The picture shows that the
drain sidewall is perfectly vertical and that the amorphous
silicon layer is very uniform and conformal. This allows
precise control of the drain contact width between DP and
gate oxide (see ﬁgure 2) which depends on the amorphous
layer thickness.
The channel of the device is patterned by anisotropic dry
etch in a HBr plasma (ﬁgure 3d). The channel length can
be controlled by timing the dry etch. The electrode power
in the etching chamber determines the energy of the ions
incident on the silicon surface. This sets the etch rate and
the shape of the pillar sidewall. Figure 5 shows that if the
electrode power is too low (30W in ﬁgure 5A) the sidewall
is not perfectly vertical, while if it is too high (100W in ﬁg-
ure 5B) the ions are partially reﬂected by the silicon surface
and thus a notch forms in the sidewall underneath the DP.
An intermediate electrode power (60W in ﬁgure 4B) yields3
verticalsidewalls. Thedoublestepvisibleonthepillarside-
wall in ﬁgure 4B is due to the wet etch in hydroﬂuoric acid
performed in order to remove the native oxide before amor-
phous silicon deposition. Due to the low density of the LTO
oxide, its etch rate is higher than that of the thermal dielec-
tric pocket oxide. As a result in our experiment 4nm of
the dielectric pocket and 25nm of the LTO hard mask were
removed during wet etch. This gives rise to a step in the
pillar sidewall after amorphous silicon deposition (see ﬁg-
ure 3c) and to a double step in the drain sidewall after pillar
dry etch (see ﬁgure 3d). After channel deﬁnition a sacriﬁ-
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Fig. 5. SEM cross sections of the active pillar after channel anisotropic
dry etch (see ﬁgure 3d) with different electrode power (P); P = 30W (ﬁgure
A) and P = 100W (ﬁgure B).
cial oxide is thermally grown on the pillar sidewall and then
selectively removed by wet etch in hydroﬂuoric acid in or-
der to eliminate the dry etch damage from the Si surface.
During this step the LTO hard mask is removed from the
top of the pillar. Then, after gate oxidation, a polysilicon
gate is deposited and patterned by dry etch to leave side-
wall spacers (ﬁgure 3e). A polySi track overlaps the pillar
to ensure gate connection. The formation of parasitic gate
spacers adjacent to the ﬁeld oxide can enhance gate para-
sitic capacitance. Nevertheless, if STI (and not LOCOS) is
used for ﬁeld isolation, this effect can be minimised. More-
over, an extra clearance mask can be used to protect the
active transistor pillar and remove these spacers by selec-
tive polysilicon etch if required. The process is completed
by source/drain ion implantation (ﬁgure 3e), activation an-
neal (RTA) and back-end processing (ﬁgure 3f).
The process described is fully CMOS compatible. It
does not involve epitaxial growth and thus guarantees high
throughput. It does not require any challenging lithogra-
phy technique or non-standard processing and thus it allows
devices with ultra-short channel length to be integrated in
a technology with more relaxed photolithography, thereby
reducing processing costs. As the thin amorphous Si layer
is deposited before pillar etch (see ﬁgure 3c), the channel
is etched directly in the monocrystalline silicon substrate
(see ﬁgure 3d), which guarantees a good quality Si/oxide
interface and Si channel. Moreover the performance of the
device can be controlled by varying the thickness of the thin
amorphous silicon layer during LPCVD deposition. In this
way the drain contact width can be optimised, DP and shal-
low drain extensions suppress SCEs and the body doping
concentration can be lowered for Vt adjustment.
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Fig. 6. Test structures fabricated in order to compare As diffusion with
(ﬁgure A) and without (ﬁgure B) polySi cap layer.
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Fig. 7. SIMS proﬁle for evaluation of As diffusion induced by RT A
anneal in a test structure with polySi drain layer on top of monocrystalline
silicon grown by epitaxy (ﬁgure 6A); the arrows indicate As outdiffusion
from the buried layer for an anneal at 1050 ±C for 60 seconds.
InaverticalMOSFETincorporatingdielectricpocketthe
drain electrode is made of polySi instead of single crystal
Si as in conventional VMOSFETs (see ﬁgure 1). In the
process ﬂow described above the drain is doped by As ion
implantation. In order to evaluate the suitability of this ap-
proachwecomparedteststructureswithandwithoutpolySi
drain, as shown in ﬁgure 6. After buried layer ion im-
plantation in a Si substrate and recrystallisation anneal, a
monocrystalline Si layer was grown by epitaxy. Then in
a process split (see ﬁgure 6A) a 180nm thick polySi layer
was deposited in a furnace by LPCVD, while in the other
case(seeﬁgure6B)theepitaxialSilayerwasleftuncapped.
This was followed by As ion implantation (4£1015cm¡2,
50keV) and RTA anneal. Figures 7 and 8 show the As pro-
ﬁle before RTA (labeled ”as implanted”) and after anneals
with different conditions.
In the polySi layer, arsenic diffusion can be explained by a